您的位置: 专家智库 > >

国家自然科学基金(60820106001)

作品数:5 被引量:3H指数:1
相关作者:刘道广许军周伟松万欣郑君更多>>
相关机构:清华大学北京工业大学更多>>
发文基金:国家自然科学基金更多>>
相关领域:电子电信理学更多>>

文献类型

  • 5篇中文期刊文章

领域

  • 5篇电子电信
  • 1篇理学

主题

  • 2篇VDMOS
  • 1篇单粒子
  • 1篇单粒子烧毁
  • 1篇导通
  • 1篇导通电阻
  • 1篇电阻
  • 1篇抗辐照
  • 1篇击穿电压
  • 1篇功率
  • 1篇辐照
  • 1篇STRAIN...
  • 1篇TUNNEL
  • 1篇VIRTUA...
  • 1篇ADDITI...
  • 1篇ELECTR...
  • 1篇FIELD-...
  • 1篇IMPACT...
  • 1篇JFET
  • 1篇大功率
  • 1篇P

机构

  • 2篇清华大学
  • 1篇北京工业大学

作者

  • 2篇周伟松
  • 2篇许军
  • 2篇刘道广
  • 1篇何仕均
  • 1篇胡冬青
  • 1篇郑君
  • 1篇万欣

传媒

  • 3篇Journa...
  • 1篇半导体技术
  • 1篇微电子学

年份

  • 1篇2012
  • 2篇2011
  • 2篇2009
5 条 记 录,以下是 1-5
排序方式:
p沟VDMOS的设计及抗辐照特性研究被引量:1
2011年
借助半导体仿真工具Silvaco中所提供的工艺摸拟器(Athena)和器件摸拟器(Atlas),及L-Edit版图设计工具,设计了一款击穿电压高于-90 V、阈值电压为-4 V的p沟VDMOS器件。经实际流片测试,器件的导通电阻小于200 m!,跨导为5 S,栅-源泄漏电流和零栅电压时的漏-源泄漏电流均在纳安量级水平,二极管正向压降约为-1 V。采用2-D器件仿真方法以及相关物理模型对所设计的p沟VDMOS器件的单粒子烧毁(SEB)和单粒子栅击穿(SEGR)效应进行了分析和研究,并通过对所获得的器件样片采用钴-60"射线源进行辐照实验,研究了在一定剂量率、不同总剂量水平条件下辐照对所研制的p沟VDMOS器件相关电学参数的影响情况。
郑君周伟松胡冬青刘道广何仕均许军
关键词:单粒子烧毁辐照
Impacts of additive uniaxial strain on hole mobility in bulk Si and strained-Si p-MOSFETs
2009年
Hole mobility changes under uniaxial and combinational stress in different directions are characterized and analyzed by applying additive mechanical uniaxial stress to bulk Si and SiGe-virtual-substrate-induced strained- Si(s-Si)p-MOSFETs(metal-oxide-semiconductor field-effect transistors)along 110 and 100 channel directions. In bulk Si,a mobility enhancement peak is found under uniaxial compressive strain in the low vertical field.The combination of 100 direction uniaxial tensile strain and substrate-induced biaxial tensile strain provides a higher mobility relative to the 110 direction,opposite to the situation in bulk Si.But the combinational strain experiences a gain loss at high field,which means that uniaxial compressive strain may still be a better choice.The mobility enhancement of SiGe-induced strained p-MOSFETs along the 110 direction under additive uniaxial tension is explained by the competition between biaxial and shear stress.
赵硕郭磊王敬许军刘志弘
A PNPN tunnel field-effect transistor with high-k gate and Iow-k fringe dielectrics
2012年
A PNPN tunnel field effect transistor(TFET) with a high-k gate dielectric and a low-k fringe dielectric is introduced.The effects of the gate and fringe electric fields on the TFET's performance were investigated through two-dimensional simulations.The results showed that a high gate dielectric constant is preferable for enhancing the gate control over the channel,while a low fringe dielectric constant is useful to increase the band-to-band tunneling probability.The TFET device with the proposed structure has good switching characteristics,enhanced on-state current,and high process tolerance.It is suitable for low-power applications and could become a potential substitute in next-generation complementary metal-oxide-semiconductor technology.
崔宁梁仁荣王敬周卫许军
Fabrication of strained Ge film using a thin SiGe virtual substrate
2009年
This paper describes a method using both reduced pressure chemical vapor deposition (RPCVD) and ultrahigh vacuum chemical vapor deposition (UHVCVD) to grow a thin compressively strained Ge film. As the first step, low temperature RPCVD was used to grow a fully relaxed SiGe virtual substrate layer at 500 ℃ with a thickness of 135 nm, surface roughness of 0.3 nm, and Ge content of 77%. Then, low temperature UHVCVD was used to grow a high quality strained pure Ge film on the SiGe virtual substrate at 300 ℃ with a thickness of 9 nm, surface roughness of 0.4 nm, and threading dislocation density of - 10^5 cm^-2. Finally, a very thin strained Si layer of 1.5-2 nm thickness was grown on the Ge layer at 550 ℃ for the purpose of passivation and protection. The whole epitaxial layer thickness is less than 150 nm. Due to the low growth temperature, the two-dimensional layer-by-layer growth mode dominates during the epitaxial process, which is a key factor for the growth of high quality strained Ge films.
郭磊赵硕王敬刘志弘许军
JFET区注入对大功率VDMOS击穿电压和导通电阻的影响被引量:2
2011年
研究了JFET区注入对大功率VDMOS器件击穿电压和导通电阻的影响,分析讨论了JFET区注入影响击穿电压的机理,并定量给出JFET区注入对导通电阻的影响。通过器件数值模拟优化JFET区注入剂量,并根据仿真结果改进器件设计,在满足击穿电压要求的前提下导通电阻降低了8%。
万欣周伟松刘道广许军
关键词:JFETVDMOS击穿电压导通电阻
共1页<1>
聚类工具0